ABSTRACT This paper outlines low power nano-scale circuit design for even parity generator, as well as, even parity checker circuit using quantum-dot cellular automata (QCA). The proposed even parity generator and even parity checker are achieved by using a new layout of XOR gate. This new XOR gate as a stateof-the-art is much denser and faster than the existing ones. The proposed parity generator has outshined the existing design by reducing the cell count as 10%, area as 5.66%, and latency by 12.5%. The proposed parity checker has also outshined the existing design with an improvement in cell count as 17.94% and in the area as 38.46% having a reduction in latency of 22.22%. The comparison proves that the circuits are denser and faster than the existing one. Nano communication architecture with the proposed circuits also demonstrates the efficiency of this design. Furthermore, the bit-error coverage by the proposed method is described. Besides, the defects in the circuits are explored to facilitate guide to proper implementation. The tests vectors are proposed to identify the defects in the designs and the defect coverage by those test vectors. The estimation of dissipated energy by the layouts establishes a very low energy dissipation nature of the designs. Different parameters like a logic gate, density, and latency are utilized to evaluate the proposed designs that confirm the faster processing speed at nano-scale.
I. INTRODUCTION
Currently existing CMOS technology is approaching its physical limit such as quantum effects and power dissipation [1] , [2] . Scaling down the logic circuit using CMOS technology to nanometer scale caused higher design complexity [1] - [5] . To continue the progress in scaling down the circuit and increasing the performance of a microprocessor, an alternative to CMOS is essential. As an alternative to CMOS, QCA was introduced [1] . QCA emerged as a promising technology to encode information beyond current switches [6] - [10] . QCA is nanotechnology-based transistor that has ultra low power consumption. It has high device density and faster switching speed [11] - [14] . The encoding in QCA is achieved by charge configuration of a QCA cell [15] - [19] . The columbic interaction occurs between cells
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is sufficient to perform the computation [20] - [21] . Therefore, interconnecting wire is not required between cells. Power dissipation is very low, as current is not flowing out of the cell. In digital communication, the detection of an error in received message is a key issue. Parity bit [22] is useful in detecting such errors. During transmission of binary message through network, an extra bit is padded with the information to detect the error within the message. This additional bit is called the parity bit. Parity bit is padded to produce total number of 1's (including parity bit) in a message either even or odd [22] . Besides, at nano-scale, the complexity of error detection and correction scheme [23] is the most challenging aspect at hardware level in terms of circuit area and energy dissipation. Thus, in this study, low power nano-scale circuit designs for even parity generator as well as even parity checker circuit using QCA are described. This paper has the principal contributions are as follows.
• Design of a new XOR gate using QCA.
• Design of even parity generator and even parity checker circuit by using proposed XOR gate.
• The proposed designs are compared with existing circuit based on area, latency and logic gates, which confirm they have higher device area and faster than existing one in the state of the art.
• Nanocommunication architecture with the proposed circuits is also demonstrated.
• The bit-error coverage by the proposed method described.
• Single missing cell and extra deposited cell based defects in the proposed designs are explored to facilitate guidance to proper implementation. Besides, the tests vectors are proposed to identify the defects in the designs and the defect coverage by those test vector are also described.
• Dissipated energy by all the layouts has been carried out. The paper is outlined as follows. Related works are described in Section II. The low power nano-scale design for proposed error detecting circuit is described in Section III. Nanocommunication architecture is demonstrated in Section IV. Section V describes the error controlling codes, error coverage by the proposed method, design complexity, comparison with existing circuit, defects analysis and estimation of power dissipation. The conclusion is finally portrayed in Section VI.
II. RELATED WORK
Huge numbers of researches explores the communication technique through QCA [14] , [24] - [30] . In [14] , a simple stream cipher is designed using QCA. The QCA stream cipher is then used to show how secure nanocommunication can be achieved. Nanocommunication with reversible crossbar switch is explored in [24] . Besides, the fault analysis of the communication circuit is also performed in [24] . In [25] , a path selector that can work as router to route information using QCA is proposed. The data transfer caused by this router to destinations is achieved through a single channel. Thus, channel utilization is maximized. In [26] , the measure of computational fidelity with representational faithfulness for nanocomputing QCA channels is described. The efficacy measure is performed on noisy QCA arrays having random defects. In [27] , a new nano-router architecture implementation in QCA is explored. Different building blocks like demultiplexer, parallel-to-serial converter, and crossbar are used during design process. The functionality of this nano-router is demonstrated elaborately. The work presented in [28] deals with 4-bit nano-sensor data processor realization in QCA. The multifunctional capabilities of this data processor are excelled. Different functions like sending raw data (preprocessed) to the next high-level processor, approximate sigmoid function generation etc. by the proposed processor are described. In [29] , the design of router is achieved in QCA through reversible logic. The architecture of this router has XOR gate [31] - [35] performs logic operation on two inputs and produce logic '1' if one of inputs has logic '1'; else it produces logic '0'. The logic expression of XOR gate is A⊕B i.e., AB + AB [36] - [40] . The proposed QCA based circuit of XOR gate is given in Fig. 1(a) . The QCA layout of XOR gate is in Fig 1(b) that consists of 3 MVs, 2 inverters, 27 cells, 0.02 µm 2 area and latency of 0.75.
The simulation result of Fig. 1(b) is shown in Fig. 1(c) . It is seen from Fig. 1(c) that when A = 0, B = 0, the output will be OUT = 0. When A = 0, B = 1, the output will be OUT = 1. Thus, all the values of output bit OUT are in accordance with inputs A and B. This result satisfies the theoretical values of XOR gate, which indicates the accuracy of the design.
B. EVEN PARITY GENERATOR
A combinational logic circuit that makes even number of 1's to the sending message by generating the parity bit is called parity generator [20] , [35] , [37] . Parity generator works at the sender node. Consider a 3-bit message with A, B, and C message bits. Again say P b is the parity bit. P b is 1 if and only if all of the 3-bits of the message have odd number of 1's; otherwise P b is 0. It is understand that P b is equal to the XOR value between inputs A, B, and C as drawn in (1) . The gate label circuit for even parity generator is given in Fig. 2(a) . Figure 2(b) shows the corresponding QCA schematic of Fig. 2(a) .
The QCA layout of 3-bit even parity corresponding to Fig. 2(b) is shown in Fig. 2(c) . The QCA layout consists of 6 MVs, 4 inverters, 54 cells, 0.05 µm 2 area and latency of 1.75.
The simulation-timing diagram for even parity generator is in Fig. 3 . The arrow in Fig. 3 signifies the start position of the required output. It is seen from Fig.3 that when A = 0, B = 0 and C = 0, the output will be P b = 0. When A = 0, B = 0, and C= 1, the output will be P b = 1. Thus, all the values of output bit P b are in accordance with inputs A, B, and C. This result satisfies the theoretical values of parity generator circuit that signifies the accuracy of the design.
C. EVEN PARITY CHECKER
Define A combinational logic circuit that scans the parity bit at the receiver side to detect the error is a parity checker [20] , [35] , [37] . An even parity checker examines VOLUME 7, 2019 FIGURE 6. QCA circuit of proposed nanocommunication architecture.
the received message for even number of 1's. For example, consider a 4-bit received message with A, B, C, P b message bits and P c is the error check bit. P c is 1 if and only if there is odd number of 1's in the received message; otherwise P c is 0. Thus an error is in the received message if and only if P c is 1. Therefore the value of P c is the XOR-ed value of the inputs A, B, C and P c . The logic expression for error check bit P c can be written as XOR operation of the inputs as shown in (2) . The logic circuit of even parity checker is shown in Fig. 4 (a). Figure 4 (b) shows the corresponding QCA schematic of Fig. 4 (a).
The QCA layout of 4-bit even parity checker corresponding to Fig 0, the output will be P c = 0. When A = 0, B = 0, C = 0, and P b = 1, the output will be P c = 1. When A = 0, B = 0, C = 1, and P b = 0, the output will be P c = 1. Thus, all the values of output bit P c are in accordance with inputs A, B, C, and P b . This result satisfies the theoretical values of parity checker circuit, which proves the accuracy o the design.
IV. NANOCOMMUNICATION WITH PROPOSED CIRCUIT
The nanocommunication architecture with proposed evenparity generator and even-parity checker is shown in Fig. 6 . The architecture consists of three parts: Sender part, communication channel and receiver part. The sender part has input block and parity generator block. The receiver part has parity checker block and output block. Here, A, B, and C is the input to the parity generator block. P b is the output of the parity checker block. The communication procedure is as follows: • At the sender side, the parity generator block receives the three-bit text message, i.e., A, B, and C as the input produce the parity bit (P b ).
• Then, these three-bits, i.e., A, B, C and the generated parity bit, i.e., P b are transmitted through the communication channel to their corresponding receiver.
• Finally, at the receiver section, the received four bits, i.e., A, B, C, and P b are processed with the parity checker block. The parity checker block verifies the padded bit P b within the received text message to detect the error. The truth table for the proposed communication architecture system is shown in Table 1 . The parity check bit (P c ) in Table 1 has all 0s which indicates that the text message is received in a good manner and no error, i.e., corrupted bit is present in the received text. But if P c = 1, then there is a corrupted bit in the received text. For example, let the value of input A in third row of Table 1 is changed from 0→1 and the value of inputs B and C remains unchanged. In that case, P c will be 1, i.e., there is a corrupted bit in the received message. This situation is shown with the help of highlighted row in Table 2 . The parity bit generation and parity check bit generation with error detection procedure are explained in algorithm 1 and algorithm 2. The overall error detection procedure is described with Fig. 7 .
V. RESULT AND DISCUSSIONS A. ERROR CONTROLLING CODES
This section describes the mathematical model for error controlling codes. Parity check bit is the simplest method to detect single or multiple bit errors in the received information [22] . The simple parity check code word is useful for purpose.
Definition 1:
. . , C n ) is the even parity code with n-bits. Then, parity-check equation can be written as Thus, the check bit can be computed as
It is noted that any bit C i (i = 1, 2, . . . ) can be considered as the check bit because it is possible to compute any C i from rest (n − 1) bits, i.e.,
Definition 2: Let L be a regular language and X is a binary string belongs to L, i.e., X ∈ L. Thus, L can be defined as L = X ∈ {0, 1} * : X has even parity (5)
X will be even parity if and only if the number of 1s in X is even. The corresponding FSM is shown in Fig. 8 . Definition 3: The (n + 1, n) parity check code is defined by the 1 × (n + 1) matrix with (n + 1) number of 1s, i.e., one row must have (n + 1) number of 1s.
Definition 4: Let the n-bit input message is m = (m 0 , m 1 , . . . , m n−1 ) where m i ∈ GF(2) and 0 ≤ i ≤ n − 1, then the parity bit P can be written as
Here, H e = (11 . . . ..1) is the row vector having k number of 1s [22] . The '+' operator denotes the addition operation with modulo-2 addition. The transmitted code word for parity check code will be
The received message (r) with (n + 1) bits will be
Thus, the parity check can be performed as
Here, H is the row vector having (n + 1) number of 1s, i.e., H = (111 . . . .111). Now, if an error occurred in the received message, the error (e) = (e 0 , e 1 , . . . . . . . . . , e n−1 , e P ) is padded with the transmitted message. In this case, e i ∈ GF(2) i = (0, 1, . . . . . . , n − 1, P) with i = (0, 1, . . . . . . , n − 1, P). Thus,
where, r i = m i = m i + e i and r P = P = P + e P ∀0 ≤ i ≤ n − 1.
B. ERROR COVERAGE
If the error bits are independent and identically distributed (i.i.d) random variables with probability ρ, the number of error bits can be represented with probability mass function (p.m.f) as It can be noted that this approximation will be valid when n is large and ρ is small, i.e., ρ << 1/n. Now, for ρ << 1/2, the probability for undetected errors will be (1/n − 2 −n ). So, the probability of undetected errors with parity check bits P is ≈ 2 −P . It can be concluded that the proposed method has 1/(n + 1) overhead, because parity check code padded an extra bit, i.e., 1 per n-bit information. Besides, the error pattern is a form of (n + 1) tuples having 1s in error place and 0s elsewhere. Out of binary (n + 1)-tuples, 1/2 are odd and 1/2 are even. Thus, 50% of the error pattern is possible to detect. To detect more number of errors, more number of check bits must be padded with right codes.
C. PROPOSED XOR GATE AND EXISTING LAYOUTS
The proposed QCA circuit of XOR gate is compared with existing circuits [31] - [41] through Table 3 . The proposed design has out shined the XOR gate reported in [31] by improving cell count as 6.89%, and area as 33.33%. A reduction of 27.03% and 11.11% in cell count over design I and design II of [32] are achieved, respectively whereas a reduction of 33.33% in area is achieved over both of the designs in [32] . 22.85% and 31.03% less number of QCA cell and area are required in the proposed circuit than the circuit reported in [33] . Similarly, the proposed design is compared with all the existing designs of XOR gate [34] - [41] and the results are explored in Table 3 . The comparison confirms that the proposed XOR gate has higher device density and is faster than the existing ones.
D. PROPOSED PARITY GENERATOR AND PARITY CHECKER CIRCUIT AND EXISTING LAYOUTS
In this section, existing parity generator circuits [34] - [37] , [39] as well as existing parity checker circuits [35] , [37] are compared with the proposed parity generator and the parity checker circuit, respectively. The results are explored through Table 4 . The comparison proves that the proposed parity generator and the parity checker circuit are much denser and faster than the existing ones.
E. ANALYSIS OF DEFECTS FOR PROPOSED QCA DESIGNS
This section explores the defects of proposed QCA circuit. The analysis is achieved by observing the effect caused by single missing/additional QCA cell on the proposed circuit [49] . The testing is carried out as follows.
• First, the QCA layout of XOR gate, parity generator circuit and parity checker circuit is labeled according to cell position as shown in Fig. 9(a) , Fig. 9(b) and Fig. 9(c) , respectively.
• Second, the cells are marked by their grid positions. For example, in Fig. 9(a) , the name 'J2' is marked for the cell just right side to the input cell A. The name 'J2' indicates the J th row and 2 th column.
• Next, all the proposed QCA circuits are simulated using QCADesigner simulator tool [50] for every missing/additional QCA cell.
• The simulation results are examined. The simulation parameters that are used during simulation are as follows.
Cell type = Electrostatic QCA cell Distance between two cell = 2nm Diameter of quantum-dot = 5nm Relaxation time = 1.0e − 15s Time-step value = 1.0e − 16s Total simulation time = 7.0e − 11s Clock amplitude factor2.0 Clock-high = 9.8e − 22J Clock-low = 3.8e − 23J Relative permittivity12.9 Radius of effect = 80nm Layer separation = 11.5nm
1) DEFECTS IN PROPOSED XOR GATE
Based on assessment of simulation result of proposed XOR circuit, the probable missing/additional QCA cell based defects in the designs are explored through Table 5 to Table 6 , respectively. Table 5 shows the missing cell based defects in proposed XOR gate. Table 5 illustrates that if the cell I5 or K1 or L1 is missing, there is no effect on the output and the circuit is fault free. But if either the cell I3 or I4 is missing, generates the output 1. Test vector (11) can be used to identify this fault. The test vector (11) has an expected output 0. Therefore, the fault at output can easily be noticed by comparing the faulty output 1 with expected output 0. Similarly, for all probable missing QCA cell based defects, they are noticed and placed in Table 5 . Table 6 shows the additional cell based defects in proposed XOR gate. It can be seen from Table 6 that the additional cell I7 or J5 has no effect on the output and the output is therefore fault free. For an additional cell I2 or J3 or J7, the faulty output 0 is produced. To identify this fault, the test vector (01) can be applied. The correct output corresponding to test vector (01) is 1. By comparing the correct output 1 and faulty output 0, the fault can easily be noticed. Similarly for all probable additional QCA cell based defects, they are identified and explored in Table 6 . 
2) DEFECTS IN ERROR DETECTION CIRCUIT
By evaluating the simulation result, all probable missing and additional QCA cell based defects in the proposed parity generator are noticed and explored through Table 7 to Table 8 , respectively. Table 7 deals with the exploration of missing cell based defects in the parity generator circuit. Table 7 shows that if the cell I5 or K1 or L1 or M11 is missing, there is no change in the output value and the circuit remains fault free. But if either the cell I3 or I4 is missing, generates the output value 0. Test vector (010) can be used to identify this faulty output. The test vector (010) has the acceptable output 1. Therefore, the faulty output value 0 can easily be noted by comparing the faulty output 0 with expected output 1. Similarly, for all probable missing QCA cell based defects of the parity generator are noticed and described in Table 7 .
The corresponding additional cell based defects are illustrated in Table 8 . It can be observed from Table 8 that the additional cell I7 or J5 or L5 etc. has no effect on the output value and the output, which is therefore fault free. But the additional cell I2 or J3 or J4 caused the faulty output 0. To detect this fault, the test vector (010) can be applied. The required output for test vector (010) is 1. Thus, the fault can easily be noticed. All probable additional QCA cell based defects for the proposed parity generator are examined and explored in Table 8 . Similarly, defects caused by missing and additional QCA cell in the proposed parity checker circuit are analyzed and explored through Table 9 and Table 10 .
3) DEFECT COVERAGE BY THE PROPOSED TEST VECTORS
The defect coverage with the proposed test vectors or XOR gate, parity generator and parity checker circuit is shown through Table 11 -12. Table 11 shows the defect coverage are required to detect all the faults caused by the defect cells in parity generator circuit. Similarly, the defect coverage by the proposed test vectors in case of parity checker circuit is explored in Table 13 .
4) POWER DISSIPATION OF THE PROPOSED QCA LAYOUTS
In a QCA circuit, each QCA cell dissipates equivalent energy [51] . Total power dissipated by any QCA circuit is mainly depends on the number of inverters and majority gates used to design the circuit [51] . Hamming distance based methodology proposed in [51] is utilized to estimate the dissipated energy by the proposed QCA circuits which is described in this section. During estimation, fan-out and QCA wire are also considered. The dissipated energy by the proposed circuits is outlined through Fig. 10 . γ is used to denote tunnelling energy. E k stands for kink energy. It is seen from Fig. 10 that the proposed designs have low dissipated energy. The dissipated energy by the parity generator and parity checker circuit is higher than XOR gate. This is because the parity generator and parity checker circuit have more number of majority gates and inverters than the proposed XOR gate.
VI. CONCLUSION
The design of novel low power even parity generator and even parity checker is explored in this paper using QCA. The design is achieved by using a new XOR gate. This new layout of XOR gate is much faster and denser than existing ones in the literature. The proposed parity generator and parity checker has less number of cell count, area and latency than the existing designs. The bit-error coverage by the proposed method shows the efficiency of the error control codes. Single missing cell and extra deposited cell based defects in the proposed designs are explored to facilitate guide to proper implementation. The test vectors are use full to achieve 100% defect coverage. The estimation of dissipated energy shows that the layouts have very low energy dissipation. The testing of simulation result with truth table established the circuit's accuracy. The proposed design can be used as an essential building block in designing of QCA based transmitter and receiver for nanocommunication. NORAZAK SENU is currently an Associate Professor with the Institute for Mathematical Research, Universiti Putra Malaysia. As his main interests are working on different types of differential equations and modeling real-world systems using such equations, he has published over 100 papers in the peer-reviewed international journals. He has received several prizes for his research works from the Ministry of Education, Malaysia, and has received a number of governmental grants to support his scientific works.
